

WHAT IS CLAIMED IS:

1. A computer system comprising:
 at least one processor;
 an identification signal detection circuit for receiving a wireless identification
 signal from an identification object, the wireless identification signal
 containing identification information regarding the assigned possessor
 of the identification object;
 a memory having means for determining whether the assigned possessor of the
 identification object as indicated by the wireless identification signal
 has authorized access to computer information accessible by the
 computer system, and
 a memory having means for determining that the identification signal
 detection circuit has not received for a predetermined period of time, a
 wireless identification signal containing identification information
 from an assigned possessor having authorized access.

2. The computer system of claim 1 further comprising:
 a memory circuit programmable to store a list of at least one user having
 authorized access to computer information assessable by the computer
 system.

3. The computer system of claim 1 further comprising:
 a memory having means for placing the computer system in a condition to
 deny access to computer information accessible by the computer
 system in response to the identification signal detection circuit not
 having received for a predetermined period of time, a wireless
 identification signal containing identification information from an
 assigned possessor having authorized access.

sub
A11

4. The computer system of claim 3 further comprising:
wherein placing the computer system in a condition to deny further includes
placing the computer system in a lower power state in response to the
identification signal detection circuit not having received for a
predetermined period of time, a wireless identification signal
containing identification information from an assigned possessor
having authorized access.

5. The computer system of claim 3 further comprising:
wherein placing the computer system in a condition to deny further includes
logging a user off of the computer system in response to the
identification signal detection circuit not having received for a
predetermined period of time, a wireless identification signal
containing identification information from an assigned possessor
having authorized access.

6. The computer system of claim 3 further comprising:
wherein placing the computer system in a condition to deny further includes
placing the computer system in a locked state in response to the
identification signal detection circuit not having received for a
predetermined period of time, a wireless identification signal
containing identification information from an assigned possessor
having authorized access.

7. The computer system of claim 3 further comprising:
a memory circuit storing operating system code whose execution by the at
least one processor implements an operating system for controlling the
operation of the computer system;
wherein the operating system code includes code whose execution places the
computer system in a condition to deny access to computer information
accessible by the computer system in response to the identification

8 signal detection circuit not having received for a predetermined period
 9 of time, a wireless identification signal containing identification
 10 information from an assigned possessor having authorized access.

All
end

Sub
B3

1 The computer system of claim 1 wherein the identification signal
 2 detection circuit further includes:
 3 a controller operably coupled to the memory having means for determining
 4 whether the assigned possessor of the security object and operably
 5 coupled to the memory having means for determining that the
 6 identification signal detection circuit has not received for a
 7 predetermined period of time.

1 9. The computer system of claim 1 wherein the identification signal
 2 detection circuit, the memory having means for determining whether the assigned
 3 possessor, and the memory having means for determining that the identification signal
 4 detection circuit has not received are implemented on a computer add in card.

1 10. The computer system of claim 1 wherein:
 2 the memory having means for determining that the identification signal
 3 detection circuit has not received for a predetermined period of time is
 4 implemented in the identification signal detection circuit; and
 5 the identification signal detection circuit provides a signal in response to a
 6 determination that the identification signal detection circuit has not
 7 received for a predetermined period of time, a wireless identification
 8 signal containing identification information from an assigned possessor
 9 having authorized access.

1 11. The computer system of claim 10 wherein the identification signal
 2 detection circuit generates an interrupt in response to a determination that the
 3 identification signal detection circuit has not received for a predetermined period of
 4 time.

1 12. The computer system of claim 10 wherein the identification signal
2 detection circuit asserts a #PME signal in response to a determination that the
3 identification signal detection circuit has not received for a predetermined period of
4 time.

1 13. The computer system of claim 12 further comprising:
2 a chipset circuit having an input to receive the #PME signal from the
3 identification signal detection circuit.

1 14. The computer system of claim 1 wherein the memory having means for
2 determining whether the assigned possessor of the security object and the memory
3 having means for determining that the identification signal detection circuit has not
4 received for a predetermined period of time, are both implemented in the same
5 memory circuit of the identification circuit.

1 15. The computer system of claim 1 wherein the identification signal
2 detection circuit is operably coupled to the processor via a power managed computer
3 bus.

1 ^{sup} 16. The computer system of claim 1 wherein:
2 _{#12} the identification signal detection circuit has an output to provide an indication
3 signal indicating that the identification signal detection circuit has
4 received a wireless identification signal containing identification
5 information of an assigned possessor of a security object determined to
6 have authorized access;
7 wherein the identification signal is provided in response to receiving a wireless
8 identification signal containing identification information of an
9 assigned possessor of a security object determined to have authorized
10 access after a predetermined period of time of not receiving an
11 identification signal containing identification information of an

12
13

A12
end

assigned possessor of a security object determined to have authorized access.

Sub B3

1
2
3
4
5

17. The computer system of claim 16 wherein:
the identification signal detection circuit is operably coupled to the at least one processor via a computer bus substantially conforming to a PCI Local Bus Specification; and
the indication signal includes an assertion of the #PME signal.

1
2
3
4
5
6

18. The computer system of claim 1 further comprising:
a memory having means for placing the computer system in a higher power state from a lower power state if it is determined that the identification signal detection circuit has received a wireless identification signal containing identification information of an assigned possessor having authorized access.

1
2
3
4
5
6
7
8
9
10

Sub A13

19. The computer system of claim 1 further comprising:
a memory having means for implementing a state machine including at least one state of a first state type and at least one state of a second state type;
wherein in a state of the first state type, the identification signal detection circuit is receiving identification signal containing identification information of an assigned possessor having authorized access within a predetermined period of time from a previously received identification signal containing identification information of the assigned possessor having authorized access;

11
12
13
14
15
16

wherein in state of the second state type, the identification signal detection circuit is not receiving an identification signal containing identification information of an assigned possessor having authorized access within a predetermined period of time from a previously received identification signal containing identification information of the assigned possessor having authorized access.

Sub B7
1 20. The computer system of claim 19 wherein the identification signal
2 detection circuit further includes:
3 a controller operably coupled to the memory having means for implementing a
4 state machine, the state machine being implemented by the controller.

Sub A14
5 21. A method for controlling access to computer information comprising:
6 sending a wireless identification signal by an identification object, the wireless
7 identification signal including identification information regarding an
8 assigned possessor of the object;
9 receiving, independent of a conscious access action by a user, the wireless
10 identification signal by a detection circuit;
11 determining whether the assigned possessor as indicated by the wireless
12 identification signal has authorized access to computer information
13 accessible by a computer system;
14 granting access to computer information accessible by the computer system if
15 determined that the assigned possessor as indicated by the wireless
16 identification signal is authorized access.

Sub B7
1 22. The method of claim 21 wherein sending the wireless identification
2 signal includes implementing a shaped binary frequency modulated signal.

1 23. The method of claim 21 wherein the identification object includes an
2 identification badge and a transmitter circuit embedded in the badge.

1 24. The method of claim 21 wherein the determining whether the assigned
2 possessor is authorized access further includes:
3 determining by the execution of code whether an indication of the assigned
4 possessor is included in a preprogrammed computer readable list of
5 indications of users having authorized access.

1 25. The method of claim 21 wherein the execution of code is performed by
2 a controller of the detection circuit.

1 26. The method of claim 21 wherein the granting access to computer
2 information assessable by the computer system further includes placing the computer
3 system in a higher power state from a lower power state.

Sub 10
1 27. The method of claim 21 wherein the granting access to computer
2 information assessable by the computer system further includes placing the computer
3 system in an unlocked state.

Sub 10
1 28. The method of claim 21 wherein the granting access further includes:
2 displaying on a user interface a message requesting a user to provide a
3 password;
4 determining whether the password provided by the user is assigned to the
5 assigned possessor determined to have authorized access;
6 granting access to computer information assessable by the computer system if
7 determined that the password is assigned to the assigned possessor.

Sub 10
1 29. The method of claim 21 further comprising:
2 denying access to computer information accessible by the computer system in
3 response to a determination that the detection circuit has not received
4 for a predetermined period of time, a wireless identification signal
5 including information regarding an assigned possessor having
6 authorized access.

1 30. The method of claim 29 wherein denying access further includes
2 placing the computer system in a locked state from an unlocked state in response to a
3 determination that the detection circuit has not received for a predetermined period of
4 time, a wireless identification signal including information regarding an assigned
5 possessor having authorized access.

1 31. The method of claim 29 wherein denying access further includes
2 logging a user off of the computer system in response to a determination that the
3 detection circuit has not received for a predetermined period of time, a wireless
4 identification signal including information regarding an assigned possessor having
5 authorized access.

1 32. The method of claim 21 further comprising:
2 providing a signal by the detection circuit that the detection circuit has not
3 received for a predetermined period of time, a wireless identification
4 signal including information regarding an assigned possessor having
5 authorized access.

1 33. The method of claim 32 wherein the providing the signal includes
2 generating an interrupt.

1 34. The method of claim 32 wherein the providing the signal includes
2 asserting a #PME signal.

1 35. An identification object for an assigned possessor comprising:
2 a circuit including:
3 a controller;
4 an antennae; and
5 a memory operably coupled to the connector, the memory having
6 means for generating an information signal periodically
7 broadcast via the antennae, the information signal containing
8 identification information regarding the assigned possessor.

1 36. The identification object of claim 35 wherein the identification object
2 is implemented as a security badge.

1 37. The identification object of claim 35 wherein the signal is broadcast
2 range of at least ten feet.